

STM32MP1 - GPIO

General-purpose input/output interface

Revision 2.0



Hello, and welcome to this presentation of the STM32 general-purpose IO interface. It covers the general-purpose input and output interface and how it allows connectivity to the environment around the STM32MP1 Series.



- Provides an interface for interaction with the external environment
 - Fully configurable
 - With interrupt and wake-up capability
 - Direct connection to AHB bridge

Application benefits

- Direct microcontroller wake-up
- Supports a wide range of supply voltages
- Direct connection to AHB allows fast toggle response



The general-purpose IO pins of STM32 products provide an interface with the external environment. This configurable interface is used by the MCU as well as the other embedded peripherals to interface with both digital and analog signals. Application benefits include a wide range of supported IO supply voltages, as well as the ability to externally wake up the MCU from low-power modes.

- Bi-directional operation of up to 178* I/O pins
 - Shared across 12 ports named GPIOA...K and GPIOZ, with up to 16 I/O pins per port
 - All with external interrupt and wake-up capabilities
 - Atomic bit set and bit reset operations using BSRR and BRR registers
 - Independent configuration for each I/O pin
- GPIOx directly connected to AHB bus
- GPIOZ* could be set individually as Secure
 - Register access only from Cortex-A7 in Secure mode
- Most I/O pins are 5 V tolerant when VDD is above 1.8 V



* : depends on part numbers and packages

The general-purpose I/O ports provide bidirectional operation according to the input memory map. I/O ports are directly connected to the AHB bus. This allows fast I/O pin operations, e.g. toggling and output, with an independent configuration for each I/O pin. They are shared across 12 ports named GPIOA to GPIOK plus GPIOZ, each of them hosting up to 16 I/O pins. I/O ports support atomic bit set and reset operations through the BSRR and BRR registers. It allows I/O toggling every 2 clock cycles. Most of the I/O pins are 5 V tolerant when supplied from VDD above 1.8 V.

Flexible operating modes to best fit application needs

- Input modes mode
 - Floating (no pull resistor), input with pull-up/down, and analog input modes
- Output mode
 - Push-pull, open-drain with optional pull-up/down
- Configurable output slew rate speed
- Alternate function mode
- Locking mechanism to freeze the I/O port configuration (GPIOx_LCKR)



General-purpose I/O pins can be configured for use in several operating modes.

An I/O pin can be configured in an input mode with floating input, input mode with an internal pull-up or pull-down resistor or as an analog input.

An I/O pin can be also configured in an output mode with a push-pull output or an open-drain output with an internal pull-up or pull-down resistor.

For each I/O pin, the slew rate speed can be selected from 4 ranges to for the best compromise between maximum speed and emissions from the I/O switching and to adjust the application's EMI performance.


I/O pins are also used by other embedded peripherals to interface with the external environment. Alternate function registers are used to select the configuration for the peripherals in this case.

The configuration of the I/O ports can be locked to increase robustness of the application. Once the configuration is

locked by applying the correct write sequence to the lock register, the I/O pin's configuration cannot be modified until the next reset.

Structure of I/O pins is used as an interface by other embedded peripherals

- Several embedded peripherals share the same I/O pins
 - Including USARTx_TX, TIMx_CHx, SPIx_MISO, EVENTOUT, ...
- Alternate function multiplexer selects the peripheral connected to the I/O pin
 - Only one alternate function is connected to a specific I/O pin at a single time
 - Configurable through the GPIOx_AFRL and GPIOx_AFRH registers



Several integrated peripherals such as the USART, timers, SPI and others share the same I/O pins in order to interface with the external environment.

Peripherals are configured through an alternate function multiplexer which ensures that only one peripheral is connected to an I/O pin at a single time. Of course, this selection can be changed while the application is running through the GPIOx_AFRL and AFRH registers.

Special considerations for I/O pins

6

- During and after reset, the alternate functions are not active
 - I/O ports default state to analog mode
 - To reduce current consumption, IOs may be configured in Analog mode





During and after reset, the alternate functions are not active.

Special considerations for HSE/LSE pins

7

Oscillator pins can be used as standard I/O pins

- When the oscillator is switched OFF, related pins behave as I/O pins
 - Valid for both HSE / LSE, although HSE is mandatory for STM32MP1 SW deliveries
 - This state is the default one after reset, but HSE is started automatically by the BootROM
- When user external clock mode is used (Bypass mode)
 - Only OSC_IN or OSC32_IN is used as clock source
 - OSC32_OUT is standard I/O pins
 - OSC_OUT is used as input by the BootROM (GND for Digital Bypass, VDD for Analog Bypass)



When the external oscillator is switched off, pins related to this oscillator can be used as standard I/O pins. This is the default state after device reset.

When the external clock source is used instead of a crystal oscillator, only the OSC_IN pin is used for the clock. Notice that BootROM make use of the OSC_OUT level during reset to define the Bypass mode.