



Managing the Driver Enable signal for RS-485 and IO-Link communications with the STM32F05x USART

Introduction

RS-485 and IO-Link are half-duplex communication protocols that offer easy ways of implementing the physical layer in industrial networks.

The STM32F05x, which comes with 2 UART interfaces and features, fast DMA transfer and low interrupt latency, meets the RS-485 and IO-Link timing specifications.

This application note aims at providing timing measurements of the DE signal (Driver Enable) switching.

The application note is organized into three parts:

- it first explains why the timing of the DE signal is critical
- it then describes DE feature in the STM32F05x USARTs.
- and, finally, it gives measurement of the DE signal switching time

Table 1. Applicable products and tools

Type	Part numbers
Microcontroller	STM32F05xx

Contents

- 1 DE signal timing constraint 5**
- 2 Description of the DE feature in STM32F05x 6**
- 3 How to configure DE timing 7**
 - 3.1 Case of oversampling by 16 7
 - 3.2 Case of oversampling by 8 7
- 4 Measuring the DE signal switching time 8**
- 5 Conclusion 9**
- 6 Revision history 10**

List of tables

Table 1. Applicable products and tools 1
Table 2. Document revision history 10

List of figures

Figure 1.	DE timing constraint	5
Figure 2.	how to configure STM32F05x DE feature	6
Figure 3.	Data sampling when oversampling by 16	7
Figure 4.	Data sampling when oversampling by 8	7
Figure 5.	Zoom in DE signal switching period	8


1 DE signal timing constraint

For serial half-duplex communication protocols like RS-485 & IO-Link, the master needs to generate a direction signal to control the transceiver (PHY). This signal informs the PHY if it must act in send or receive mode.

The timing of this control is critical, especially when switching from the send to the receive mode, as the application has to make sure that the device is in reception mode before data is sent by the other entity.

The master has to free the Tx/Rx line in no more than a bit time, otherwise there is a collision with the slave response. So the DE signal has to switch from high to low level within the bit time that follows the last bit of the last byte sent by the master.

Figure 1. DE timing constraint



The master should be able to guarantee the timing of the DE signal (imposed by the RS-485 & IO-Link specifications). The DE signal is managed by the USART.

The DE signal is mapped to the RTS pin of the USART, and in this application it is connected with the pin 12 of port A (PA12).

2 Description of the DE feature in STM32F05x

The driver enable signal is managed automatically via the USART.

The driver enable feature is enabled using the USART_DECmd() function.

This allows the user to activate the external transceiver control, through the DE (Driver Enable) signal.


The assertion time is the time between the activation of the DE signal and the beginning of the START bit. It is programmed using the USART_SetDEAssertionTime() function.

The de-assertion time is the time between the end of the last stop bit, in a transmitted message, and the de-activation of the DE signal. It is programmed using the USART_SetDEDeassertionTime() function.

The polarity of the DE signal can be configured using the USART_DEPolarityConfig() function.

Figure 2 describes how to configure STM32F05x DE feature.

Figure 2. how to configure STM32F05x DE feature



3 How to configure DE timing


The assertion and de-assertion values are expressed in term of simple time unit (stu) which depends on the data oversampling mode.

There are 2 cases:

3.1 Case of oversampling by 16

In case of oversampling by 16 (see [Figure 3](#)), DE value must be less or equal to 16 stu.


Figure 3. Data sampling when oversampling by 16



3.2 Case of oversampling by 8

In case of oversampling by 8 (see [Figure 4](#)), DE value must be less or equal to 8 stu.

Figure 4. Data sampling when oversampling by 8




4 Measuring the DE signal switching time

This section gives some DE timing measurements using the two previously described oversampling cases.

The timing to be measured is the time interval between the end of the stop bit of the last byte and the falling edge of the DE signal. It is measured in CPU clock cycles (refer to [Figure 5](#)).

Figure 5. Zoom in DE signal switching period



1. (1) DE assertion period
2. (2) Start bit
3. (3) Data (8 bits)
4. (4) Stop bit
5. (5) DE de-assertion period

DE measured timing value was 4.2 μ s which is equal to one bit time with following configuration:

1. oversampling by 16
 - Data sent : 0x01
 - BaudRate = 230400 baud
 - DE assertion time = 0x10
 - DE deassertion time = 0x10
2. oversampling by 8
 - Data sent : 0x01
 - BaudRate = 230400 baud
 - DE assertion time = 0x08
 - DE deassertion time = 0x08

5 Conclusion

Thanks to the STM32F05x USART Driver Enable feature, the user can develop RS-485 & IO-link applications with reduced firmware and hardware resources.

6 Revision history

Table 2. Document revision history

Date	Revision	Changes
07-Nov-2012	1	Initial release.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

