
**Cycling endurance and data retention of EEPROMs
in ST25DVxxx products based on CMOS F8H process**

Introduction

Electronic applications, based on several electronic products (Integrated Circuits, or ICs), need a high level of reliability and robustness, each single electronic product must therefore offer a very high level of quality.

To fulfill these requirements STMicroelectronics has developed a new family of Dynamic NFC Tags embedding EEPROMs, based on a new, improved architecture, and produced with the CMOS F8H process.

This application note details the improved cycling and data retention performance of the EEPROMs embedded in the products listed in [Table 1](#) (herein after referred to as ST25DVxxx), for the industrial range 6 (temperature range -40 °C to +85 °C) and range 8 (temperature range -40 °C to +105 °C or +125 °C, depending upon the package).

Table 1. Applicable products

Product type	RPN
Dynamic NFC Tags	ST25DV04K ST25DV16K ST25DV64K

Contents

- 1 NFC/RFID dynamic tags and memory technology 5**

- 2 Cycling endurance 6**
 - 2.1 Cycling values specified in datasheets 6
 - 2.2 CMOS F8H process Dynamic NFC Tags cycling performance 6
 - 2.2.1 Cycling and temperature dependence 6
 - 2.2.2 Cycling qualification method 7
 - 2.2.3 Overall number of write cycles 8
 - 2.3 Cycling strategy 8
 - 2.3.1 Cycling strategy and application temperature profile 8

- 3 Data retention 10**
 - 3.1 CMOS F8H process data retention performance 10
 - 3.1.1 Data retention and temperature dependence 10
 - 3.1.2 Data retention qualification method 10
 - 3.2 Data retention strategy in the end application 11

- 4 Revision history 12**

List of tables

Table 1.	Applicable products	1
Table 2.	ST25DVxxx products - CMOS F8H process - Cycling values	6
Table 3.	Application cycling profile evaluation	8
Table 4.	ST25DVxxx products - CMOS F8H process - Data retention values	10
Table 5.	Data retention profile evaluation example	11
Table 6.	Document revision history	12

List of figures

Figure 1. ST25DVxxx products - CMOSF8H
Safe cycling operating conditions (per byte) vs. temperature⁽¹⁾ 7

1 NFC/RFID dynamic tags and memory technology

ST Microelectronics NFC/RFID dynamic tags embed different memories to store different types of data (among them user data, static configuration, dynamic configuration, fast transfer buffers).

This document applies to CMOS F8H EEPROMs of the ST25DVxxx products only.

Refer to the product datasheet to know which part of the dynamic tag memory is based on CMOS F8H EEPROM, and which part is not. As a matter of fact, in ST25DVxxx products user memory and configuration registers are based on CMOS F8H EEPROM technology, this is not the case for Fast transfer mode buffers and dynamic registers, that, as a consequence, are not subject to cycling endurance and data retention as described in this document.

2 Cycling endurance

This section intends to detail the cycling capabilities of the ST25DVxxx EEPROMs based on CMOS F8H process, industrial ranges 6 and 8 (respectively temperature range -40 °C to +85 °C and -40 °C to +105 °C or +125 °C, depending upon the package).

2.1 Cycling values specified in datasheets

Table 2. ST25DVxxx products - CMOS F8H process - Cycling values

Industrial range	Number of cycles for each cell
Range 6: -40 °C to +85 °C	1 million cycles (at 25 °C) or 600k cycles (at 85 °C)
Range 8: – -40 °C to +125 °C for SO8N and TSSOP8 packages – -40 °C to +105 °C for UDFPN8 and UDFPN12 packages	1 million cycles (at 25 °C) or 600k cycles (at 85 °C) or 500k cycles (at 105 °C) or 400k cycles (at 125 °C)

2.2 CMOS F8H process Dynamic NFC Tags cycling performance

2.2.1 Cycling and temperature dependence

In this section Cycle and Cycling indicate, respectively, an internal write cycle executed by the EEPROM and the cumulated number of write cycles.


As specified in the related datasheets, the cycling endurance depends upon the operating temperature (and is independent of the value of the supply voltage): the higher the temperature, the lower the cycling performance.

This safe cycling operating area can be represented by the following equation and/or by [Figure 1](#)

$$\text{Number of cycles} = 1 \text{ Million} * e^{(-k * (t^{\circ} - 25))}$$

where $k = 0.00851$ and t° is defined in Celsius degrees, and is higher than 25 °C

Figure 1. ST25DVxxx products - CMOSF8H
Safe cycling operating conditions (per byte) vs. temperature⁽¹⁾



1. For temperatures lower than 25°C, the safe operating conditions are considered as 1 million cycles (the real limit is actually higher).

For a robust application design, the safe cycling operating area shown in [Figure 1](#) has to be considered as a maximum cycling value for each byte of the memory, going above this safe operating area is not recommended.

Note: The cycling limits measured on the CMOS F8H process devices are well above the safe area shown in [Figure 1](#).

2.2.2 Cycling qualification method

The qualification procedure of devices produced with the CMOS F8H process identifies the cell cycling intrinsic^(a) performance over the full temperature range. During the qualification phase, the parts are cycled and then read in order to locate the failing bits (if any).

In STMicroelectronics, the CMOS F8H process EEPROM intrinsic failure criterion is defined as 1 failing cell (or less) over 10 million cells.

a. intrinsic = belonging to the essential nature or constitution of the EEPROM die (extrinsic = originating from random event)

2.2.3 Overall number of write cycles

When evaluating the cycling performance of an application, it must be stressed out that the number of cycles can be defined either for each memory cell or for the overall number of cycles decoded by the whole memory:

- the maximum cycling value defined in datasheets is the maximum number of cycles for each byte
- the overall number of cycles is the number of cycles correctly decoded and executed by the device, spread over all addressed locations in the memory.

The characterization trials performed on ST25DVxxx products manufactured with the CMOS F8H process have demonstrated that the overall number of write cycles at 125 °C can reach 512 millions without failures (test performed on ST25DV64K range 8 device).

2.3 Cycling strategy

2.3.1 Cycling strategy and application temperature profile

To ensure the safest EEPROM cycling conditions, it is recommended to evaluate the number of write cycles and the relative temperature profile of the cycling performed by the EEPROM during the life of the application, that is:

- define the main temperature ranges at which the device is operating in the end application,
- for each temperature range, estimate the number of write cycles executed for each data block,
- for each data block (with different cycling profiles), calculate the cumulated cycling effect using the following equation or [Table 3](#).

$$\sum_{i=1}^n \frac{\text{Number of cycles at temp}(i)}{\text{Max Number of cycles specified at temp}(i)} \leq 1$$

Table 3. Application cycling profile evaluation⁽¹⁾

Temperature	Number of Cycles ⁽²⁾	% of the maximum cycling value specified in Table 2
25 °C	w	(w / 1M) x 100 = a (%)
85 °C	x	(x / 600k) x 100 = b (%)
105 °C	y	(y / 500k) x 100 = c (%)
125 °C ⁽³⁾	z	(z / 400k) x 100 = d (%)
Total	w + x + y + z	a + b + c + d (%)

1. The table can be adapted according to the temperature profile by inserting the maximum cycling for each temperature.
2. w, x, y and z are the anticipated number of cycles for a specific data block.
3. SO8N and TSSOP8 packages only.

If the total percentage of cumulated cycles (last row in [Table 3](#)) is lower than 100%, the data stored in the EEPROM are safely cycled.

If the total percentage of cumulated cycles is above 100%, the intrinsic safe margin for cycling is exceeded and a data relocation strategy must be defined. This can be done by distributing the number of cycles over several memory locations as follows:

- define a cycling limit for each data block according to the application needs and product performance (as shown in [Table 3](#));
- count the numbers of cycles executed on each data block (counter value can be stored in the EEPROM);
- when the counter exceeds the defined limit, the cycled data block must be relocated to another physically independent memory address. The software developer should define this new data block to be duplicated in a location inside a different page and, when possible, not with the same byte address inside the new page. The counter itself must also be stored in a new location.

In addition, to optimize the number of cycles in the EEPROM and keep the other data blocks safe in the memory array:

- define data classes (located in the same page) where data with similar update rates are gathered together. This will optimize the use of the Page mode instead of the byte mode;
- the areas containing the read-only parameters and the cycled items should be separated and made as much as possible independent from each other. Two types of data should not share the same pages and, where possible, the same locations inside the related page.

3 Data retention

This section intends to offer all details concerning the data retention capabilities of the ST25DVxxx products based on CMOS F8H process, industrial ranges 6 and 8.

Data retention definition:

- At t_0 , bytes are written, and then no Write is executed on these bytes. The data retention time is the time, after t_0 , during which the bytes can still be correctly read (the EEPROM devices being DC supplied or not).

3.1 CMOS F8H process data retention performance

3.1.1 Data retention and temperature dependence

The CMOS F8H process EEPROM data retention is temperature dependent and is independent from the value of the supply voltage (V_{CC}): the higher the temperature, the lower the data retention time.

Device mission profile (application conditions) is compliant with the JEDEC JESD47 qualification standard. Extended mission profiles can be assessed on demand.

The data retention safe values are defined in [Table 4](#).

Table 4. ST25DVxxx products - CMOS F8H process - Data retention values

Industrial range	Data retention safe values
Range 6: -40 °C to +85 °C	More than 40 years at 55 °C or more than 20 years at 85 °C
Range 8: – -40 °C to +125 °C for SO8N and TSSOP8 packages – -40 °C to +105 °C for UFDFPN8 and UFDFPN12 packages	More than 40 years at 55 °C or more than 20 years at 85 °C or more than 10 years at 105 °C or more than 5 years at 125 °C

3.1.2 Data retention qualification method

The data retention qualification procedure for the ST25DVxxx products manufactured with the CMOS F8H process checks that the data written into the EEPROM remain readable with a safe programming level. The ST qualification method is:

- the part is stored in an oven at 200 °C for 4000 hours (or for an equivalent time/temperature combination), with no DC voltage on pin V_{CC}
- the part content is then checked.

The data retention follows an Arrhenius law, so it is possible to extrapolate, from the different qualification tests performed at different temperatures, the CMOS F8H process data retention limits. These limits are above the safe value defined in datasheets.

3.2 Data retention strategy in the end application

The data retention time is defined in the datasheets with specific temperatures. In order to ensure the safest EEPROM data retention, it is advisable to evaluate the amount of time during which the end application remains within a temperature range to evaluate the data retention profile, that is:

- define the time (in years) during which the EEPROM remains inside each temperature range (that is, the typical temperature profile of the end application)
- for each temperature range, estimate the data retention value, in percentage, as defined in the following equation or in [Table 5](#).

$$\sum_{i=1}^n \frac{\text{Number of years at temp}(i)}{\text{Max Number of years specified for temp}(i)} \leq 1$$

Table 5. Data retention profile evaluation example⁽¹⁾

Temperature	Data retention (max)	Application ambient temperature in years ⁽²⁾	Data retention capability percentage
55°C	V = 40 years	v	(v / V) x 100 = a
85°C	W = 20 years	w	(w / W) x 100 = b
105°C	X = 10 years	x	(x / X) x 100 = c
125°C ⁽³⁾	Y = 5 years	y	(y / Y) x 100 = d
Total		v + w + x + y	(a + b + c + d)

1. The table can be adapted according to the temperature profile by inserting the appropriate data retention capability for each temperature.
2. v, w, x and y are the anticipated number of years for a given temperature.
3. SO8N and TSSOP8 packages only.

Example

An EEPROM is used in an application with a temperature profile defined as:

- 5 years at 85 °C (i.e. 25% of the maximum data retention time at this temperature)
- 20 years at 55 °C (i.e. 50% of the maximum data retention time at this temperature)

The data will be safe for 25 years, with only 75% of the data retention capability being used (5 years + 20 years is 25 years, with 25% + 50% = 75% of data retention capability).

4 Revision history

Table 6. Document revision history

Date	Revision	Changes
06-Oct-2017	1	Initial release.
08-Feb-2018	2	Updated Section 2.2.3: Overall number of write cycles .

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved