



Automotive general purpose SPI to isolated SPI transceiver



Features

- AEC-Q100 qualified 
- Full ISO26262 compliant, ASIL-D systems ready
- Compatible with both 3.3 V and 5 V logics
- Supports both XFMR and Capacitive isolation
- 10 MHz SPI peripheral for SPI Slave operation. Configurable SPI frequency (250 kHz to 8 MHz) for SPI Master operation
- 333 kbps and 2.66 Mbps Vertical InterFace (VIF) for isolated SPI communication
- Low standby current

Application

- Automotive: 48 V and high-voltage systems
- Backup energy storage systems and UPS
- Industrial communication networks
- Portable and semi-portable equipment
- Remote sensors

Description

L9963T is a general purpose SPI to isolated SPI transceiver intended to create a communication bridge between devices located into different voltage domains.

L9963T is able to transfer communication data incoming from a classical 4-wire based SPI interface to a 2-wire isolated interface (and viceversa).

The transceiver supports both transformer and capacitive isolation, since the isolated signal generated according a proprietary protocol is suitable to be transmitted over both decoupling circuitries.

The device can be configured either as Slave or as Master of the SPI bus and supports any protocol made of SPI frames 8 to 64 bit long. The transceiver manages the transfer of the information without performing any protocol check.

SPI peripheral can work up to 10 MHz when configured as Slave. SPI clock frequency can be programmed among (250 kHz; 1 MHz; 4 MHz; 8 MHz) when configured as Master.


Isolated SPI peripheral features two different operating modes: slow @333 kbps and fast @2.66 Mbps.

The asynchronicity between the two sides is internally managed, allowing all possible configuration frequencies on both peripherals to be used in application.

L9963T features an internal queue of 3 slots for the frames received on the SPI port and a queue of 20 slots for the ones received on the isolated SPI side. This allows buffering and decoupling the two different clock domains.


The device is natively compatible with L9963 isolated SPI, allowing its usage in the BMS applications.

L9963T is compatible with both 3.3 V and 5 V logics.

Product status link		
L9963T		
Product label		
		
Product summary		
Order code	Package	Packing
L9963T	SO16N	Tube
L9963T-TR		Tape&Reel

1 Block diagram and pin description

1.1 Block diagram

Figure 1. Block diagram


1.2 Pin description

Figure 2. Pin connection diagram (top view)


Table 1. Pin list description

Pin#	Type	Local/Global	Active	Description	
POWER					
VDD	Power	Local	-	5V supply input for internal logic and isolated SPI	
VIO	Power	Local	-	Digital Output Buffer Supply. Connect either to 5 V or to 3.3 V supply.	
GND	Ground	Local	-	Device Ground	
SPI					
SDO	Digital Output (Push-Pull)	Local	-	SPI Serial Data Output. Needs external pullup/pulldown resistor to define inactive level.	
SCK	Digital Input/ Output (Push-Pull)	NSLAVE = 0 → Digital Input NSLAVE = 1 → Digital Output	Local	-	SPI Serial Clock. Internally pulled down with 100 kΩ
SDI	Digital Input	Local	-	SPI Serial Data Input. Internally pulled down with a 100 kΩ resistor for safety purposes.	
NCS	Digital Input/ Output (Push-Pull)	NSLAVE = 0 → Digital Input NSLAVE = 1 → Digital Output	Local	-	SPI Chip Select. Internally pulled up with a 100 kΩ resistor for safety purposes.
BNE/CPOL	NSLAVE = 0 → BNE Digital Output (Push-Pull)		Local	High	SDO Buffer Not Empty flag. It is set high when at least one frame is in the RX buffer. It is set low when RX buffer is empty. When L9963T is configured as Slave, connect this pin to MCU GPIO for interrupt/polling based communication.
	NSLAVE = 1 → CPOL Digital Input		Local	-	SPI Clock Polarity selection input. Latched during Trimming & Config Latch. Connect either to VDD (CPOL = 1) or to GND (CPOL = 0). Internally pulled down (active). Input filtered with RC filter having $f_{\text{CUT_DIG_IN}}$ cut frequency.
NSLAVE	Digital Input	Local	-	SPI Slave/Master selection. Latched during Trimming & Config Latch Connect to GND to select Slave operation. Connect to VDD to select Master operation. Internally pulled down (active). Input filtered with RC filter having $f_{\text{CUT_DIG_IN}}$ cut frequency.	
TXEN/CPHA	NSLAVE = 0 → TXEN Digital Input	Local	High	Transmitter enable signal. Set high to enable the TX activity. Pull down to disable TX. Any data received on the SDI line while TXEN is low will be discarded and not stored into TX buffer. Internally pulled up (active). Input filtered with RC filter having $f_{\text{CUT_DIG_IN}}$ cut frequency.	

Pin#	Type	Local/Global	Active	Description
TXEN/CPHA	NSLAVE = 0 → CPHA Digital Input	Local	-	<p>SPI Clock Phase selection input.</p> <p>Latched during Trimming & Config Latch.</p> <p>Connect either to VDD (CPHA = 1) or to GND (CPHA = 0).</p> <p>Internally pulled up (active).</p> <p>Input filtered with RC filter having $f_{\text{CUT_DIG_IN}}$ cut frequency.</p>
SPICLKREQ	Analog Input	Local	-	<p>SPI Master Clock selection.</p> <p>Latched during Trimming & Config Latch.</p> <p>Leave open to set minimum frequency. Connect a pull-down resistor to set a higher frequency.</p> <p>Input filtered with RC filter having $f_{\text{CUT_DIG_IN}}$ cut frequency.</p>
ISOLATED SPI				
ISOP	Analog Input/Output	Global	-	Isolated SPI Positive terminal
ISOM	Analog Input/Output	Global	-	Isolated SPI Negative terminal
TXAMP	Digital Input	Local	-	<p>Isolated SPI TX amplitude selection.</p> <p>Set low to select low amplitude/low threshold. Set high to select high amplitude/high threshold.</p> <p>Internally pulled up with a 100 kΩ resistor.</p>
ISOFREQ	Digital Input	Local	-	<p>Isolated SPI operating frequency selection.</p> <p>Pull high to set high frequency.</p> <p>Pull down to set low frequency.</p> <p>Internally pulled down (active).</p>
DISABLE				
DIS	Digital Input/Output (Open Drain)	Local	High	<p>Transceiver Disable Input.</p> <p>Pull it up with external resistor connected to VIO. When DIS is high, L9963 enters in low power mode. When DIS is low, L9963T is enabled and working in Normal mode.</p> <p>It can be either pulled-down by the MCU to enable the unit, or pulled down internally when a wakeup condition occurs, in order to interrupt the MCU.</p> <p>Pin is internally pulled up with 100 kΩ resistor.</p> <p>Input filtered with RC filter having $f_{\text{CUT_DIG_IN}}$ cut frequency.</p>


2 Product electrical and thermal ratings

2.1 Supply ranges

Figure 3 lists the product power supply ranges:

- Within the range of functionality the part operates as specified and without parameter deviations. All the functionalities and the electrical parameters are guaranteed.
- If either the upper or the lower limited operating range is reached, the device may not operate properly. Only a limited set of functionalities and electrical parameters are guaranteed. However, neither damage nor parameter deviation occurs, and the device will operate properly once returned to the range of functionality.
- If AMR are violated, permanent damage or parametric deviation may occur.

Figure 3. Supply ranges



Note: all voltages are related to the potential at substrate ground GND.

2.2 Operating range

Table 2. Pin operating range

Pin	Condition	Min	Typ	Max	Unit
VDD	Supply pin	4.5	-	5.5	V
VIO	Digital Output Buffers supply pin	3.0	-	5.5	V
DIS, ISOFREQ, BNE/CPOL, TXAMP, TXEN/CPHA, NSLAVE	Digital I/Os	0	-	VIO	V
$ ISOP + ISOM / 2$	Isolated SPI Common Mode Voltage	1	1.2	1.4	V
$ ISOP - ISOM $	Isolated SPI Differential Voltage	0	-	2.5	V
SDO, SCK, SDI, NCS	SPI pins	0	-	VIO	V
SPICKLFREQ	Analog Input	0	-	VDD	V

Note: all voltages are related to the potential at substrate ground GND.

2.3 Absolute maximum rating

Table 3. Absolute maximum rating

Symbol	Parameter	Min	typ	Max	Unit
VIO, VDD	Supply Input Voltage	-0.3	-	6.5	V
BNE/CPOL, NSLAVE, DIS, TXEN/CPHA, ISOFREQ, TXAMP	Digital I/Os	-0.3	-	6.5	V
ISOP, ISOM	Analog I/Oson isolated SPI side	-0.3	-	6.5	V
SDO, SCK, SDI, NCS	Serial Peripheral Interface Communication Ports	-0.3	-	VIO + 0.3	V
SPICKFRQ	Analog Input for SPI clock frequency selection	-0.3	-	6.5	V

Note: *Note: all voltages are related to the potential at substrate ground GND.*

2.4 ESD protection

Table 4. ESD protection

Item	Condition	Min	Typ	Max	Unit
All pins Except Isolated Communication Terminals and Global pins ⁽¹⁾	HBM ⁽²⁾	-2	-	2	KV
Isolated Communication Terminals ⁽¹⁾⁽²⁾ and Global pins versus all GND connected		-4	-	4	KV
All pins except Corner Pins	CDM ⁽³⁾	-500	-	500	V
Corner Pins		-750	-	750	V
All pins	Latch up ⁽⁴⁾	-100	-	100	mA

1. Tested per AEC-Q100-002.
2. Isolated Communication Terminals: ISOP, ISOM.
3. Tested per AEC-Q100-011.
4. Tested per AEC-Q100-004, Class-2, Level-A.

Note: *pins are all GND connected together.*

2.5 Temperature ranges and thermal data

Table 5. Temperature ranges and thermal data

Symbol	Parameter	Min	Typ	Max	Unit
T _{amb}	Operating and testing temperature (ECU environment)	-40	-	105	°C
T _j	Junction temperature for all parameters	-40	-	125	°C
T _{stg}	Storage temperature	-65	-	125	°C
R _{THj-amb}	Thermal resistance junction-to-ambient	-	-	90	°C/W

3 Communication scenarios

The following section lists the different communication scenarios where L9963T can be exploited.

3.1 Dual access ring

The dual access ring topology allows for a higher communication integrity level, guaranteeing recovery upon single open failure on communication wires. It requires 2 SPI peripherals on the MCU, an additional transceiver unit and another transformer on the MASTER PCB.

Figure 4. Distributed BMS in dual access ring topology





Figure 5. Centralized BMS in dual access ring topology




3.2 Generic application

Figure 6 represents a generic application scenario where a master MCU communicates with a generic slave IC located on a different PCB. Communication occurs via two L9963T:

- An L9963T configured as slave translates the SPI frames of the MCU to isolated SPI signals.
- The second L9963T on the right side is configured as SPI Master (NSLAVE = 1) pushing the frames to the slave IC, and sending the information backward.

Figure 6. Generic application



4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 SO16N (10x4x1.25 mm) package information

Figure 7. SO16N (10x4x1.25 mm) package outline




Table 6. SO16N (10x4x1.2.5 mm) package mechanical data

Symbol	Dimensions in mm		
	Min.	Typ.	Max.
A	-	-	1.75
A1	0.10	-	0.25
A2	1.35	-	0.51
b	0.31	-	0.27
c	0.17	-	0.25
D ⁽¹⁾⁽²⁾	9.80	9.90	10.00
E	5.80	6.00	6.20
E1 ⁽³⁾	3.80	3.90	4.00
e	-	1.27	-
h	0.25	-	0.50
L	0.40	-	1.27
k	0	-64	8
ccc	-	-	0.10

1. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm in total (both side).
2. Dimensions referred to the bottom side of the package.
3. Dimension "E1" does not include interlead flash or protrusions. Interlead flash, or protrusions or shall not exceed 0.25 mm per side.

Revision history

Table 7. Document revision history

Date	Version	Changes
02-Nov-2020	1	Initial release.

Contents

1	Block diagram and pin description	2
1.1	Block diagram	2
1.2	Pin description	2
2	Product electrical and thermal ratings	5
2.1	Supply ranges	5
2.2	Operating range	5
2.3	Absolute maximum rating	6
2.4	ESD protection	6
2.5	Temperature ranges and thermal data	6
3	Communication scenarios	7
3.1	Dual access ring	7
3.2	Generic application	8
4	Package information	9
4.1	SO16N (10x4x1.25 mm) package information	9
	Revision history	11

List of tables

Table 1.	Pin list description	3
Table 2.	Pin operating range	5
Table 3.	Absolute maximum rating	6
Table 4.	ESD protection	6
Table 5.	Temperature ranges and thermal data	6
Table 6.	SO16N (10x4x1.25 mm) package mechanical data	10
Table 7.	Document revision history	11

List of figures

Figure 1.	Block diagram	2
Figure 2.	Pin connection diagram (top view).	2
Figure 3.	Supply ranges	5
Figure 4.	Distributed BMS in dual access ring topology	7
Figure 5.	Centralized BMS in dual access ring topology.	8
Figure 6.	Generic application	8
Figure 7.	SO16N (10x4x1.2.5 mm) package outline	9

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics – All rights reserved