

## N-channel 800 V, 2.1 $\Omega$ typ., 2 A MDmesh™ K5 Power MOSFET in a PowerFLAT™ 5x6 VHV package

Datasheet - production data





Figure 1: Internal schematic diagram



### Features

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
STL4LN80K5	800 V	2.6 $\Omega$	2 A

- Industry's lowest R<sub>DS(on)</sub>\* area
- Industry's best FoM (figure of merit)
- Ultra low-gate charge
- 100 % avalanche tested
- Zener-protected

### Applications

- Switching applications

### Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STL4LN80K5	4LN80K5	PowerFLAT™ 5x6 VHV	Tape and reel

---

**Contents**

<b>1</b>	<b>Electrical ratings .....</b>	<b>3</b>
<b>2</b>	<b>Electrical characteristics .....</b>	<b>4</b>
	2.1 Electrical characteristics (curves) .....	6
<b>3</b>	<b>Test circuits .....</b>	<b>8</b>
<b>4</b>	<b>Package information .....</b>	<b>9</b>
	4.1 PowerFLAT™ 5x6 VHV package information .....	10
	4.2 PowerFLAT™ 5x6 packing information .....	13
<b>5</b>	<b>Revision history .....</b>	<b>15</b>

# 1 Electrical ratings

**Table 2: Absolute maximum ratings**

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate-source voltage	± 30	V
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	2	A
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	1.2	A
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	8	A
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	38	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	4.5	V/ns
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	
T <sub>j</sub>	Operating junction temperature range	- 55 to 150	°C
T <sub>stg</sub>	Storage temperature range		

**Notes:**

<sup>(1)</sup>Pulse width limited by safe operating area

<sup>(2)</sup>I<sub>SD</sub> ≤ 2 A, dv/dt ≤ 100 A/μs; V<sub>DS</sub> peak < V<sub>(BR)DSS</sub>

<sup>(3)</sup>V<sub>DS</sub> ≤ 640 V

**Table 3: Thermal data**

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	3.3	°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	59	°C/W

**Notes:**

<sup>(1)</sup>When mounted on FR-4 board of 1 inch<sup>2</sup>, 2 oz Cu

**Table 4: Avalanche characteristics**

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by T <sub>jmax</sub> )	0.8	A
E <sub>AS</sub>	Single pulse avalanche energy (starting T <sub>j</sub> = 25 °C, I <sub>D</sub> = I <sub>AR</sub> , V <sub>DD</sub> = 50 V)	160	mJ

## 2 Electrical characteristics

$T_C = 25\text{ }^\circ\text{C}$  unless otherwise specified

**Table 5: On/off-state**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}$ , $I_D = 1\text{ mA}$	800			V
$I_{DSS}$	Zero gate voltage drain current	$V_{GS} = 0\text{ V}$ , $V_{DS} = 800\text{ V}$			1	$\mu\text{A}$
		$V_{GS} = 0\text{ V}$ , $V_{DS} = 800\text{ V}$ $T_C = 125\text{ }^\circ\text{C}^{(1)}$			50	$\mu\text{A}$
$I_{GSS}$	Gate body leakage current	$V_{DS} = 0\text{ V}$ , $V_{GS} = \pm 20\text{ V}$			$\pm 10$	$\mu\text{A}$
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 100\text{ }\mu\text{A}$	3	4	5	V
$R_{DS(on)}$	Static drain-source on-resistance	$V_{GS} = 10\text{ V}$ , $I_D = 1.25\text{ A}$		2.1	2.6	$\Omega$

**Notes:**

<sup>(1)</sup>Defined by design, not subject to production test.

**Table 6: Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{DS} = 100\text{ V}$ , $f = 1\text{ MHz}$ , $V_{GS} = 0\text{ V}$	-	110	-	pF
$C_{oss}$	Output capacitance		-	9.5	-	pF
$C_{rss}$	Reverse transfer capacitance		-	0.4	-	pF
$C_{o(tr)}^{(1)}$	Equivalent capacitance time related	$V_{DS} = 0\text{ to }640\text{ V}$ , $V_{GS} = 0\text{ V}$	-	23	-	pF
$C_{o(er)}^{(2)}$	Equivalent capacitance energy related		-	9	-	pF
$R_g$	Intrinsic gate resistance	$f = 1\text{ MHz}$ , $I_D = 0\text{ A}$	-	18	-	$\Omega$
$Q_g$	Total gate charge	$V_{DD} = 640\text{ V}$ , $I_D = 2.5\text{ A}$ $V_{GS} = 0\text{ to }10\text{ V}$ , see <a href="#">Figure 15: "Test circuit for gate charge behavior"</a>	-	3.7	-	nC
$Q_{gs}$	Gate-source charge		-	1	-	nC
$Q_{gd}$	Gate-drain charge		-	2.2	-	nC

**Notes:**

<sup>(1)</sup>Time related is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80 %  $V_{DSS}$ .

<sup>(2)</sup>Energy related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80 %  $V_{DSS}$ .

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 400\text{ V}$ , $I_D = 1.25\text{ A}$ , $R_G = 4.7\ \Omega$ $V_{GS} = 10\text{ V}$ (See <a href="#">Figure 14</a> : "Test circuit for resistive load switching times" and <a href="#">Figure 19</a> : "Switching time waveform")	-	7	-	ns
$t_r$	Rise time		-	9	-	ns
$t_{d(off)}$	Turn-off delay time		-	31	-	ns
$t_f$	Fall time		-	25	-	ns

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain current		-		2	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)		-		8	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 2\text{ A}$ , $V_{GS} = 0\text{ V}$	-		1.6	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 2.5\text{ A}$ , $di/dt = 100\text{ A}/\mu\text{s}$ , $V_{DD} = 60\text{ V}$ , (see <a href="#">Figure 16</a> : "Test circuit for inductive load switching and diode recovery times")	-	230		ns
$Q_{rr}$	Reverse recovery charge		-	1.04		$\mu\text{C}$
$I_{RRM}$	Reverse recovery current		-	9		A
$t_{rr}$	Reverse recovery time	$I_{SD} = 2.5\text{ A}$ , $di/dt = 100\text{ A}/\mu\text{s}$ , $V_{DD} = 60\text{ V}$ , $T_j = 150\text{ }^\circ\text{C}$ (see <a href="#">Figure 16</a> : "Test circuit for inductive load switching and diode recovery times")	-	368		ns
$Q_{rr}$	Reverse recovery charge		-	1.53		$\mu\text{C}$
$I_{RRM}$	Reverse recovery current		-	8		A

**Notes:**

(1)Pulse width limited by safe operating area







(2)Pulsed: pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%







Table 9: Gate source-Zener diode

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit.
$V_{(BR)GSO}$	Gate-source breakdown voltage	$I_{GS} = \pm 1\text{ mA}$ , $I_D = 0\text{ A}$	30	-	-	V

The built-in back-to-back Zener diodes have specifically been designed to enhance the device's ESD capability. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.


## 2.1 Electrical characteristics (curves)






### 3 Test circuits

**Figure 14: Test circuit for resistive load switching times**




AM01468v1

**Figure 15: Test circuit for gate charge behavior**




AM01469v10

**Figure 16: Test circuit for inductive load switching and diode recovery times**




AM01470v1

**Figure 17: Unclamped inductive load test circuit**




AM01471v1

**Figure 18: Unclamped inductive waveform**



AM01472v1

**Figure 19: Switching time waveform**



AM01473v1



## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.

### 4.1 PowerFLAT™ 5x6 VHV package information

Figure 20: PowerFLAT™ 5x6 VHV package outline





Table 10: PowerFLAT™ 5x6 VHV package mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
D	5.00	5.20	5.40
E	5.95	6.15	6.35
D2	4.30	4.40	4.50
E2	2.40	2.50	2.60
e		1.27	
L	0.50	0.55	0.60
K	2.60	2.70	2.80

Figure 21: PowerFLAT™ 5x6 VHV recommended footprint (dimensions are in mm)



## 4.2 PowerFLAT™ 5x6 packing information

Figure 22: PowerFLAT™ 5x6 tape (dimensions are in mm)




Figure 23: PowerFLAT™ 5x6 package orientation in carrier tape





Figure 24: PowerFLAT™ 5x6 reel



## 5 Revision history

Table 11: Document revision history

Date	Revision	Changes
29-May-2015	1	First release.
02-Oct-2017	2	Updated title and features in cover page. Updated <i>Section 1: "Electrical ratings"</i> , <i>Section 2: "Electrical characteristics"</i> . Added <i>Section 2.1: "Electrical characteristics (curves)"</i> . Minor text changes.

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved